JLAB VME VSCM: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
| Line 10: | Line 10: | ||
Data format from the board: | Data format from the board: | ||
<dictEntry name="SVT Hadrware Data" tag="0x0000" num="0" type="uint32"> | <dictEntry name="SVT Hadrware Data" tag="0x0000" num="0" type="uint32"> | ||
| Line 39: | Line 38: | ||
</description> | </description> | ||
</dictEntry> | </dictEntry> | ||
Data format after ROL2: | Data format after ROL2: | ||
Revision as of 21:37, 20 November 2012
CLAS12 SVT readout board, designed by JLAB Fast Electronics Group (Ben Raydo).
Preliminary document 1: (pdf) (docx)
Preliminary document 2: (pdf) (docx)
SVT2 testsetup: contains VSCM board(s), SD, TI and compactflash-based CPU. To start CODA ssh clasrun@svt2 and type svt2_start. To kill CODA type svt2_exit. Config file: $CLAS/parms/vscm/VSCMConfig.txt.
Data format from the board:
<dictEntry name="SVT Hadrware Data" tag="0x0000" num="0" type="uint32">
<description>
0(31:27)=0x10+0x00 "BLKHDR"
0(26:22) "SLOTID"
0(21:11) "NEVENTS"
0(10:00) "BLOCK"
0(31:27)=0x10+0x01 "BLKTLR"
0(26:22) "SLOTID"
0(21:0) "NWORDS"
0(31:27)=0x10+0x02 "EVTHDR"
0(26:0) "EVENT"
0(31:27)=0x10+0x03 "TRGTIME"
0(23:0) "TIMEH" 1(23:0) "TIMEL"
0(31:27)=0x10+0x08 "FSSREVT"
0(22:22) "HFCBID"
0(21:19) "CHIPID"
0(18:12) "CH"
0(11:04) "BCO"
0(02:00) "ADC"
0(31:27)=0x10+0x0E "DNV"
0(31:27)=0x10+0x0F "FILLER"
</description> </dictEntry>
Data format after ROL2:
<dictEntry name="SVT Raw Data" tag="0xe104" num="0" type="uint32"> <description>
0(31:27)=0x10+0x08 "FSSREVT"
0(22:22) "HFCBID"
0(21:19) "CHIPID"
0(18:12) "CH"
0(11:04) "LATENCY"
0(02:00) "ADC"
</description> </dictEntry>