October 15, 2008 online meeting minutes

present: Sergey Boyarinov, Valery Kubarovsky, Ben Raydo, Chris Cuevas, Puneet Khetarpal, Sergey Pozdnyakov, Pawel Nadel-Turonsky

• DVCS-CLAS trigger

third rack was installed to make cabeling easy; all racks connected to the clean power, one more power strip was ordered to use second 20A circuit

cabling between splitters and discriminators has been started in according to the Ben's map

forward carreage is in position and DVCS-CLASTRIG cable was can to the nominal length, signal is in gate about 30ns from the beginning of the gate pulse, gate cables is in production, hope to get another 20ns; we will make gate-signal coincidence curve with DVCS laser with DAQ

EPICS readout for scalers in both CLASTRIG2 and DVCSTRIG is working, scaler histograms and corresponding MEDM GUIs to be checked; normally all scalers will be reported in Hz; all quadrons counts equally

Ben developed pattern test for the CLASTRIG2, extra v1495 board was installed in clastrig2 and connected to the main v1495, test was started from Windows GUI and passed successfully including loading by scripts; DVCSTRIG test to be conducted - VERY IMPORTANT ! also will look at polarity of the optput cables

trigger downloading scripts were adjusted, downloading/uploading works fine, uploading LUT still not implemented

L2 to be tested

TO DO: DVCSTRIG test, gate cable, scope gate test, DAQ gate test, DVCS pedestal run; all-concidence-delay curve will be done with beam, need to write delays from script

'makelut' will be installed into $CODA area, README file exist; it will write logic formula from C code into LUT file as a comment

NEED TO COLLECT ALL DRAWINGS/DOCUMENTATIONS BEFORE RUN STARTS !!!