April 20, 2011 online meeting minutes: Difference between revisions

From CLONWiki
Jump to navigation Jump to search
No edit summary
 
No edit summary
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
present: Sergey Boyarinov, Sergey Pozdnyakov, Eugene Pasyuk, Nerses
present: Sergey Boyarinov, Sergey Pozdnyakov, Eugene Pasyuk, Nerses


'''CLAS12:'''
'''CLAS/CLAS12'''


1. dsc2 (JLAB discriminators) may need new firmware to implement:
1. dsc2 (JLAB discriminators) may need new firmware to implement:
- optimize 2eSST readout  
* optimize 2eSST readout  
- increase event buffer size
* be able to program input so board can work as latch, similar to struck7201; need to increase event buffer size
- make in1 latch input
* something else may come up during testing


* may need EPICS driver
May need EPICS driver. Tests are in progress.


'''CLAS
2. VME controllers: Centos5, 2 boards tested, CAEN TDC readout is almost ready


* VME controllers: Centos5, 2 boards tested, CAEN TDC readout is almost ready
3. External clock board for TDC fanout will be designed and produced by William from Fast Electronics Group


* external clock board for TDC fanout
4. Polar crate is under testing to make sure we can run at 1000Hz helicity flips without loosing sequence as it was observed before at higher event rate; mv2432 CPU was replaced with mv5100 with prpmc880, need to replace VME crate to be able to recycle power remotely (needed by prpmc880); will run more tests to make sure we are not limited by polar

Latest revision as of 08:24, 25 April 2011

present: Sergey Boyarinov, Sergey Pozdnyakov, Eugene Pasyuk, Nerses

CLAS/CLAS12

1. dsc2 (JLAB discriminators) may need new firmware to implement:

  • optimize 2eSST readout
  • be able to program input so board can work as latch, similar to struck7201; need to increase event buffer size
  • something else may come up during testing

May need EPICS driver. Tests are in progress.

2. VME controllers: Centos5, 2 boards tested, CAEN TDC readout is almost ready

3. External clock board for TDC fanout will be designed and produced by William from Fast Electronics Group

4. Polar crate is under testing to make sure we can run at 1000Hz helicity flips without loosing sequence as it was observed before at higher event rate; mv2432 CPU was replaced with mv5100 with prpmc880, need to replace VME crate to be able to recycle power remotely (needed by prpmc880); will run more tests to make sure we are not limited by polar

Retrieved from "https://clonwiki0.jlab.org/wiki/index.php?title=April_20,_2011_online_meeting_minutes&oldid=5281"