Time scale
¥
Preliminary design: October 2007
¥
Hardware orders: October 2007
¥
FPGA simulation completion: November 2007
¥
Hardware assembly and testing: February-March 2008
¥
System must be completely ready by June 2008